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Abstract 
 
In this paper, we present the unique features exhibited by modified asymmetrical Double Gate 
(DG) silicon on insulator (SOI) MOSFET. The proposed structure is similar to that of the 
asymmetrical DG SOI MOSFET with the exception that the front gate consists of two materials. 
The resulting modified structure, Dual Material Double Gate (DMDG) SOI MOSFET, exhibits 
significantly reduced short channel effects when compared with the DG SOI MOSFET. Short 
channel effects in this structure have been studied by developing an analytical model. The model 
includes the calculation of the surface potential, electric field, threshold voltage and drain 
induced barrier lowering. A model for the drain current, transconductance, drain conductance 
and voltage gain is also discussed. It is seen that short channel effects in this structure are 
suppressed because of the perceivable step in the surface potential profile, which screens the 
drain potential. We further demonstrate that the proposed DMDG structure provides a 
simultaneous increase in the transconductance and a decrease in the drain conductance when 
compared with the DG structure. The results predicted by the model are compared with those 
obtained by two-dimensional simulation to verify the accuracy of the proposed analytical model. 
 
Index Terms: DIBL, Double Gate, Dual Material Gate, IV-model, Silicon-on-Insulator 
MOSFET, Two-dimensional modeling 
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1. Introduction  
Double Gate (DG) MOSFETs using lightly doped ultra thin layers seem to be a very promising 
option for ultimate scaling of CMOS technology [1]. Excellent short-channel effect immunity, 
high transconductance and ideal subthreshold factor have been reported by many theoretical and 
experimental studies on this device [2-11]. In particular, asymmetrical DG SOI MOSFETs (front 
gate p+ poly and back gate n+ poly) are becoming popular since this type of structure provides a 
desirable threshold voltage (not too high or too low) unlike the symmetrical DG SOI MOSFETs.  
The control of the gate voltage on the threshold voltage decreases as the channel length 
shrinks because of the increased charge sharing from source and drain. Therefore, the threshold 
voltage reduction with decreasing channel lengths and drain induced barrier lowering (DIBL) are 
important issues that need to be addressed while providing immunity against short-channel 
effects (SCEs) [5], [6]. To enhance the immunity against short channel effects, a new structure 
called dual material gate (DMG)  MOSFET was proposed [12-15]. This structure has two metals 
in the gate M1 and M2 with different work functions. Such a configuration provides 
simultaneous increase in transconductance and suppressed short channel effects due to a step in 
the surface potential profile when compared with a single gate MOSFET. In the DMG structure, 
the peak electric field at the drain end is reduced, which ensures that the average electric field 
under the gate is increased. This enables an increased lifetime of the device, minimization of the 
ability of the localized charges to raise drain resistance [16] and more control of gate over the 
conductance of the channel so as to increase the gate transport efficiency. The step function 
profile of the surface potential ensures screening of the channel region under the material on the 
source side (M1) from drain potential variations. After saturation, M2 absorbs any additional 
drain-source voltage and hence the region under M1 is screened from drain potential variations. 
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However, the drivability, and the transconductance of the DMG structure are not as good as that 
of the DG structure. 
             To incorporate the advantages of both DG and DMG structures, we propose a new 
structure, Dual-Material Double-Gate (DMDG) SOI MOSFET that is similar to that of an 
asymmetrical DG SOI MOSFET with the exception that the front gate of the DMDG structure 
consists of two materials (p+ poly and n+ poly). The aim of this paper is, therefore, to present 
using two-dimensional simulation, the reduced short channel effects exhibited by the DMDG 
structure below 100nm, while simultaneously achieving a higher transconductance and reduced 
drain conductance compared to the DG SOI MOSFET. The proposed structure exhibits the 
desired features of both the DMG and the DG structures. With this structure, we demonstrate a 
considerable reduction in the peak electric field near the drain end, increased drain breakdown 
voltage, improved transconductance, reduced drain conductance and a desirable threshold 
voltage “roll-up” even for channel lengths far below 100 nm. An analytical model using 
Poisson’s equation also has been presented for the surface potential leading to the threshold 
voltage model for the DMDG SOI MOSFET. A complete drain current model [18] considering 
impact ionization [19], velocity overshoot, channel length modulation and DIBL [20] is also 
presented. The accuracy of the model is verified by comparing the model results with the 
simulation results using a 2-D device simulator, MEDICI[17]. 
 
2. Analytical Model for Surface Potential 
Schematic cross-sectional views of both asymmetrical DG and DMDG SOI MOSFET 
implemented using the 2-D device simulator MEDICI is shown in Fig. 1.  The front gate consists 
of dual materials M1 (p+ poly) and M2 (n+ poly) of lengths L1 and L2 respectively, while the back 
gate is effectively an n+ poly gate. Assuming the impurity density in the channel region to be 
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uniform, and neglecting the effect of the fixed oxide charges on the electrostatics of the channel, 
the potential distribution in the silicon thin film before the onset of strong inversion can be 
written as [21]:  
                       
2 2
2 2
( , ) ( , ) A
si
d x y d x y qN
dx dy
φ φ
ε+ =        for  sityLx ≤≤≤≤ 0,0                  (1) 
where NA is the uniform film doping concentration independent of the gate length, εsi is the 
dielectric constant of silicon, tsi is the film thickness and L is the device channel length. The 
potential profile in the vertical direction, i.e., the y-dependence of ( ),x yφ  can be approximated 
by a simple parabolic function as proposed by [21] for fully depleted SOI MOSFET’s as 
                                              21 2( , ) ( ) ( ) ( )sx y x a x y a x yφ φ= + +                                                    (2) 
where ( )S xφ  is the surface potential and the arbitrary coefficients ( )1a x and ( )2a x  are functions of 
x only. 
 In a DG-SOI MOSFET the front gate consists of only one material i.e, p+ poly, but in the 
DMDG structure, we have two different materials (p+ poly and n+ poly) with work functions 1Mφ  
and 2Mφ , respectively. Therefore, the front channel flat-band voltages of the p+ poly and n+ poly 
at the front gate would be different and they are given as 
                      , 1 1FB fp MS M SiV φ φ φ= = −          and           , 2 2FB fn MS M SiV φ φ φ= = −          (3) 
where φsi is the silicon work function which is given by               
                                                           2
g
Si Si F
E
q
φ χ φ= + +             (4) 
where Eg is the silicon bandgap at 300K, χsi is the electron affinity of silicon, 
( )lnF T A iV N nφ = is the Fermi potential, VT is the thermal voltage and ni is the intrinsic carrier 
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concentration. Since we have two regions in the front gate of the DMDG structure, the surface 
potential under  p+ poly and n+ poly can be written based on (2) as: 
          2121111 )()()(),( yxayxaxyx s ++=φφ     for  10 , 0 six L y t≤ ≤ ≤ ≤                      (5)       
                   2222122 )()()(),( yxayxaxyx s ++= φφ     for   1 1 2 , 0 siL x L L y t≤ ≤ + ≤ ≤            (6) 
where φs1 and φs2 are the surface potentials under p+ poly (M1) and n+ poly (M2) respectively and 
a11, a12, a21 and a22 are arbitrary coefficients.  
The Poisson’s equation is solved separately under the two top front gate materials (p+ poly 
and n+ poly) using the following boundary conditions: 
1. Electric flux at the front gate-oxide interface is continuous for the dual material gate. 
Therefore, we have 
                                 ( ) ( )
f
fGSs
si
ox
y t
Vx
dy
yxd ' 1,1
0
1 , −=
=
φ
ε
εφ     under M1                                    (7) 
                                          ( ) ( )
f
fGSs
si
ox
y t
Vx
dy
yxd ' 2,2
0
2 , −=
=
φ
ε
εφ    under M2                                (8) 
where εox is the dielectric constant of the oxide, tf is the gate oxide thickness and      
              ' , 1 ,GS f GS FB fpV V V= −         and        ' , 2 ,GS f GS FB fnV V V= −           (9) 
where VGS is the gate-to-source bias voltage, VFB,fp and VFB,fn are the front-channel flat-band 
voltages of p+ polysilicon and n+ polysilicon, respectively, and are given by (3). 
2. Electric flux at the back gate-oxide and the back channel interface is continuous for both the 
materials of the front gate (p+ poly and n+ poly).  
                           ( ) ( )
b
BbGS
si
ox
ty t
xV
dy
yxd
si
φ
ε
εφ −=
=
'
,1 ,        under M1        (10) 
                                     ( ) ( )
b
BbGS
si
ox
ty t
xV
dy
yxd
si
φ
ε
εφ −=
=
'
,2 ,      under M2        (11) 
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where bt is the back gate oxide thickness, ( )B xφ  is the potential function along the back gate 
oxide-silicon interface, and ' , ,GS b GS FB bnV V V= − , where ,FB bnV  is the back gate flat-band voltage 
and is same as that of VFB,fn. 
3. Surface potential at the interface of the two dissimilar gate materials of the front gate is 
continuous 
                                                    )0,()0,( 1211 LL φφ =                                                                  (12) 
4. Electric flux at the interface of two materials of the front gate is continuous 
                                             
1 1
1 2( , ) ( , )
x L x L
d x y d x y
dx dx
φ φ
= ==                                                         (13) 
5. The potential at the source end is  
                                                 1 1(0,0) (0)s biVφ φ= =                                                                    (14) 
where ⎟⎟⎠
⎞
⎜⎜⎝
⎛= 2ln
i
DA
Tbi n
NNVV  is the built-in potential across the body-source junction and NA and 
ND are the body and source/drain dopings respectively. 
6. The potential at the drain end is                                        
                                     2 1 2 2 1 2( ,0) ( )s bi DSL L L L V Vφ φ+ = + = +                                                    (15) 
where VDS is the applied drain-source bias. The constants a11(x), a12(x), a21(x) and a22(x) in 
(5) and (6) can be found from the boundary conditions (7)-(11). Substituting these constants in 
(5) and (6) and then in (1) we get  
                           
2
1
1 12
( ) ( )s s
d x x
dx
φ αφ β+ =           and              
2
2
2 22
( ) ( )s s
d x x
dx
φ αφ β+ =                 (16) 
where                 2
2(1 / / )
(1 2 / )
f b f si
si si b
C C C C
t C C
α + += +  
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                          ' '1 , 1 ,2 2
/ / 12 2
(1 2 / ) (1 2 / )
f b f siA
GS f GS b
si si si b si si b
C C C CqN V V
t C C t C C
β ε
+⎛ ⎞ ⎛ ⎞= − −⎜ ⎟ ⎜ ⎟+ +⎝ ⎠ ⎝ ⎠
                      
                          ' '2 , 2 ,2 2
/ / 12 2
(1 2 / ) (1 2 / )
f b f siA
GS f GS b
si si si b si si b
C C C CqN V V
t C C t C C
β ε
+⎛ ⎞ ⎛ ⎞= − −⎜ ⎟ ⎜ ⎟+ +⎝ ⎠ ⎝ ⎠
   
where / ,si si siC tε=  /f ox fC tε=  and /b ox bC tε= . 
The above equations are second order differential equations with constant coefficients and the 
expression for surface potential under p+ poly and n+ poly of the front gate is of the form  
               1 1( ) exp( ) exp( )s x A x B xφ η η β α= + − −           for          10 x L≤ ≤      under M1         (17) 
           2 1 1 2( ) exp( ( )) exp( ( ))s x C x L D x Lφ η η β α= − + − − −      for   1L x L≤ ≤     under M2    (18) 
where η α=  and L=L1+L2. Using boundary conditions (12)-(15), we obtain A, B, C, and D as 
                 ( )2 1 1 2 2 exp( )( ) ( ) exp( ) ( ) cosh( ) 1 exp( 2 )bi DS bi
LA V V V L L
L
ησ σ η σ σ η η
⎧ ⎫−= − + − − − − − ⎨ ⎬− −⎩ ⎭  
                 ( )1 2 1 2 2 exp( )( ) ( ) exp( ) ( )cosh( ) 1 exp( 2 )bi bi DS
LB V V V L L
L
ησ σ η σ σ η η
⎧ ⎫−= − − − + − + − ⎨ ⎬− −⎩ ⎭  
                  1 21
( )exp( )
2
C A L σ ση −= +           and            1 21 ( )exp( ) 2D B L
σ ση −= − +   
where 1 1σ β α= −  and 2 2σ β α= − . 
The electric  field distribution along the channel length can  be obtained  by  differentiating  the  
surface  potential given by (17) and (18) and can be written as : 
                 11 0
( , )( ) exp( ) exp( )y
d x yE x A x B x
dx
φ η η η η== = − −      10 Lx ≤≤      under M1          (19) 
   22 0 1 1
( , )( ) exp( ( )) exp( ( ))y
d x yE x C x L D x L
dx
φ η η η η== = − − − −   LxL ≤≤1  under M2    (20) 
The above two equations are quite useful in determining how the drain side electric field is 
modified by the proposed DMDG structure. 
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3. Threshold Voltage and DIBL model for the DMDG SOI MOSFET 
In the proposed DMDG SOI MOSFET, we have tf and tb as the front gate and back gate oxide 
thicknesses, and the same gate voltage, VG, is applied to both the gates. The channel doping is 
uniform with an acceptor concentration of 1015 cm-3 as in [18]. The threshold voltage, Vth for the 
DMDG SOI structure is derived from the graphical approach as has been done for DG SOI 
MOSFETs in [18]. When the potential distribution dependence on the gate voltage is studied, it 
is seen that first an inversion layer is formed on the inside surface of the back gate n+ polysilicon. 
Then the potential distribution changes linearly while the surface potential is fixed. After this an 
inversion layer on the inside surface of the p+ polysilicon is formed and then the potential 
distribution in the channel is invariable and the applied voltage is sustained by both the gate 
oxides. This analysis concludes that this structure has two different threshold voltages related to 
the front and the back gate respectively. 
             Based on the graphical approach from [18], the expression for the front and the back gate 
threshold voltage of the long channel device is given as  
1 ,
4 41 12 1 ln
2 4
f sisi si si
th FB fp F T T T FB
si si f si f b si
t tQ C CV V V V V V
Q C C Q t t t
γφ γ γ
⎛ ⎞ +⎛ ⎞ ⎛ ⎞= + + + + + − Δ⎜ ⎟⎜ ⎟ ⎜ ⎟⎜ ⎟ + +⎝ ⎠ ⎝ ⎠⎝ ⎠
          (21) 
2 ,
4 41 12 1 ln
2 4
si si si
th FB fp F T T T
si si f si
Q C CV V V V V
Q C C Q
φ ⎛ ⎞⎛ ⎞ ⎛ ⎞= + + + + +⎜ ⎟⎜ ⎟ ⎜ ⎟⎜ ⎟⎝ ⎠ ⎝ ⎠⎝ ⎠
                                          (22) 
where Vth1 is the threshold voltage for the back gate with n+ poly and Vth2 is the threshold voltage 
for the front gate with p+ poly and n+ poly, VFB,fp and VFB,fn are given by (3), si oxγ ε ε= , 
si A siQ qN t=  is the channel acceptor charge and FBVΔ  is the difference between flatband voltages 
associated with the front and the back gates and is given by  
                                                       , ,FB FB fp FB bnV V VΔ = −                                                              (23) 
 10
 In the above models, both the induced and the depleted charges have been considered in the 
channel region. However, for short channel devices, we neglect both the charges in the 
derivation of the threshold voltage model. Low doping concentration of the double-gate SOI 
MOSFETs makes this a good approximation [22]. This approximation leads to a Poisson 
equation of potential, φ, given by 
                                             
2 2
2 2
( , ) ( , ) 0A
si
d x y d x y qN
dx dy
φ φ
ε+ = ≈          (24) 
As in [22], the above equation can be solved using the parabolic potential profile (5) and (6) and 
with the help of the boundary conditions (7)-(15). The short channel threshold voltage shift 
thVΔ of the DMDG SOI MOSFET can be  given as  
                                                         12th S LV e
ζη η −Δ =            (25) 
where 
                                                 ' , 1
2 1
2
FB
S bi GS f
si
f
VV V
t
t
η
γ
Δ= − + ⎛ ⎞+⎜ ⎟⎜ ⎟⎝ ⎠
                  (26) 
                         
( )' 1 2, 2
1
1 2 1 2
sinh sinh
1
2 cosh sinh sinh cosh
bi DS GS f S
L
L LV V V
L L L L
ηλ λη
λ λ λ λ
⎡ ⎤⎛ ⎞ ⎛ ⎞+ − +⎜ ⎟ ⎜ ⎟⎢ ⎥⎝ ⎠ ⎝ ⎠⎢ ⎥= ⎛ ⎞ ⎛ ⎞ ⎛ ⎞ ⎛ ⎞⎢ ⎥+⎜ ⎟ ⎜ ⎟ ⎜ ⎟ ⎜ ⎟⎢ ⎥⎝ ⎠ ⎝ ⎠ ⎝ ⎠ ⎝ ⎠⎣ ⎦
                   (27) 
                                                          1 2 si fL t tζ γ=                                 (28) 
Therefore, the expression for the threshold voltage of the DMDG SOI MOSFET is given by 
                                                           th thL thV V V= −Δ                       (29) 
where VthL can be either Vth1 or Vth2. Equation (29) does not predict any threshold voltage roll-up 
because the coupling between the front dual material gate and the back gate is not considered in 
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the above model. However, as we will demonstrate, based on simulation, in the following 
sections, the DMDG structure does exhibit a small  threshold voltage roll-up phenomenon. To 
take this roll-up into account, we introduce an empirical correction factor, θ. The empirical 
relation used for this parameter is given by  
                                                             1 2
1
1 L L
L
θ ρ
−= −            (30) 
Here the value of ρ, when compared with the simulated results has been obtained as 
1 2.25kLρ = − , where L1 is in μm and k=185/μm. Therefore, the final expression for the 
threshold voltage of the DMDG SOI MOSFET is given by 
                                                          th thL thV V Vθ= − Δ                       (31) 
It is to be noted that when L1 = L2, θ  is equal to unity and when the channel length is reduced 
keeping L1 fixed, then θ decreases leading to a threshold voltage roll-up. It is assumed here that 
the length of M1 is always greater than that of M2, which is reasonable for sub 100 nm channel 
lengths. 
Using the threshold model given by (31), the DIBL of the DMDG structure can now be 
expressed as 
                                         , ,( 0) ( )th DS th DS th lin th satDIBL V V V V V V= = − = −          (32) 
where Vth,lin and Vth,sat are the threshold voltages in the linear and the saturation regimes, 
respectively. 
 
4. IV Model 
In order to derive the current-voltage characteristics, the proposed DMDG structure can be 
treated as two transistors connected in parallel, each having its own threshold voltage: Vth1 and 
Vth2 relating to the back gate and the front gate, respectively. The channel current is then given 
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by [18] 
                      ( ) 2
1,2
1
2
1
neff ox
ch GS thi DS DS
i DS
C
W C
I V V V V
VL
LE
μ
=
⎡ ⎤= − −⎢ ⎥⎛ ⎞ ⎣ ⎦+⎜ ⎟⎝ ⎠
∑    in linear region               (33) 
                     ( ) 2, ,
1,2 ,
1
2
1
neff ox
ch GS thi DS sati DS sati
i DS sati
C
W C
I V V V V
V
L
LE
μ
=
⎡ ⎤= − −⎢ ⎥⎛ ⎞ ⎣ ⎦+⎜ ⎟⎝ ⎠
∑        in saturation region    (34) 
where Vthi corresponds to the back gate and the front gate threshold voltage for  i = 1 and 2, 
respectively. EC is the critical electric field at which the electron velocity ( nsυ ) saturates  and 
VDS,sati is the saturation voltage and are given by 
                                       2 nsC
neff
E υμ= ;         , 1
GS thi
DS sati
GS thi
C
V VV V V
LE
−= −+
                    (35) 
where μneff is the effective mobility of the inversion layer electrons given by  
                                                       1 1 1
neff ph srμ μ μ= +             (36) 
where μph is the mobility associated with the phonon scattering and μsr is the mobility associated 
with the surface roughness scattering as discussed in [18]. However, (33) and (34) do not include 
the short channel effects, the parasitic BJT effects and the impact ionization. To develop an 
accurate analytical drain current model, we need to consider the above effects as discussed 
below. 
3.1 Impact ionization and parasitic BJT effects  
As the lateral electric field in the device is large in the saturation region, the impact ionization 
and the parasitic BJT effects strongly affect the current conduction of the device. In the inversion 
layer, at the oxide-silicon interface, there is a channel current (Ich), which is due to the drifting of 
the electrons. In the high electric field region near the drain, the drifting electrons collide with 
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the lattice resulting in the generation of electron-hole pairs. Because of the electric field,  the  
electrons move towards the drain contact and the  holes move in the source direction resulting in 
the  impact ionization current (Ih). For a very short-channel SOI MOS device, the parasitic BJT 
with its emitter at the source and its collector at the drain cannot be overlooked. A portion of the 
impact ionization current (KIh) is directed towards the source. As a result holes get accumulated 
in the thin film, which leads to the activation of the parasitic bipolar transistor. As the bipolar 
device is activated, these holes recombine with electrons in the base region. In the parasitic 
bipolar device, a portion of the collector current (K’IC), which is mainly composed of electrons, 
is a result of the vertical electric field. These electrons also collide with lattice, and consequently 
generate electron-hole pairs. 
Therefore, the  drain current (ID), considering the impact ionization and the parasitic BJT 
effects, has the following components: the channel current (Ich), the impact ionization current 
(Ih), and the collector current (IC) of the parasitic bipolar device [19]: 
                                                                   ID  = Ich+Ih+IC           (37) 
Substituting for Ih and IC  from [19], the expression for the drain current ID in saturation is given 
by  
                                                              ID,sat = GIch+HICBO                                 (38) 
where                
( ) ( )
( )
0
'
0
1 1 1
1
1 1 1
M K
G
KK M
α
α
⎡ ⎤− − −⎣ ⎦= + ⎡ ⎤− + −⎣ ⎦
   ( )( )
'
'
0
1 1
1 1 1
K M
H
KK M α
+ −= ⎡ ⎤− + −⎣ ⎦
  
where M, K, K’, 0α  and  ICBO are as given in [19]. However, before the onset of saturation, the 
drain current is equal to the channel current, Ich given by (33).  
3.2 The channel length modulation, velocity overshoot and DIBL effects 
Non-local effects such as channel length modulation, velocity overshoot and DIBL are becoming 
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more prominent as MOSFET dimensions shrink to the deep submicrometer regime and it is 
necessary to include them in the drain current model. Velocity overshoot is one of the most 
important effects from the practical point of view since it is directly related to the increase of 
current drive and transconductance as experimentally observed in short channel MOSFETs [23-
26]. It has been shown that an electric field step causes the electron velocity to overshoot its 
saturation value for a period shorter than the energy relaxation time. Therefore, as the 
longitudinal electric field increases, the electron gas starts to be in non-equilibrium with the 
lattice with the result that electrons can be accelerated to velocities higher than the saturation 
velocity for channel lengths under 0.15 μm.  
Using (33), (34) and considering velocity overshoot effects [27], the channel length 
modulation [28], and the DIBL [20], final expression for the channel current of the DMDG 
structure is given by 
( ) ( ) ( )' 2 ' 221,2
1 1
2 2
1
thi thi
neff ox
ch GS DS DS a GS DS DS
i d DS d
C
W C WI V V V V V V V V
l V L lL
L LE
μ λ
=
⎛ ⎞⎜ ⎟⎡ ⎤ ⎡ ⎤⎜ ⎟= − − + − −⎢ ⎥ ⎢ ⎥⎜ ⎟⎛ ⎞ ⎣ ⎦ ⎣ ⎦−− +⎜ ⎟⎜ ⎟⎜ ⎟⎝ ⎠⎝ ⎠
∑    (39)                         
( ) ( ) ( )' 2 ' 2, , , , ,21,2 ,
1 1
2 2
1
thi thi
neff ox
ch sat GS DS sati DS sati a GS DS sati DS sati
i DS satid d
C
W C WI V V V V V V V V
Vl L lL
L LE
μ λ
=
⎛ ⎞⎜ ⎟⎡ ⎤ ⎡ ⎤⎜ ⎟= − − + − −⎢ ⎥ ⎢ ⎥⎜ ⎟⎛ ⎞ ⎣ ⎦ ⎣ ⎦−− +⎜ ⎟⎜ ⎟⎜ ⎟⎝ ⎠⎝ ⎠
∑
           (40) 
where (39) corresponds to the current in the linear region and (40) corresponds to the current in 
the saturation region, aλ  is a parameter that takes into account velocity overshoot effects which 
is taken to be as 25×10-5 cm3/Vs as suggested in [27], 'thi thiV V DIBL= −  and ld is the channel 
length modulation factor as given in [28]. 
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3.3 Total drain current 
Using (38) and (40), the total drain current of the DMDG SOI MOSFET is given by the 
expression 
( ) ( ) ( )' 2 ' 2, , , , ,21,2 ,
1 1
2 2
1
thi thi
neff ox
D sat GS DS sati DS sati a GS DS sati DS sati CBO
i DS satid d
C
W C WI G V V V V V V V V HI
Vl L lL
L LE
μ λ
=
⎛ ⎞⎜ ⎟⎡ ⎤ ⎡ ⎤⎜ ⎟= − − + − − +⎢ ⎥ ⎢ ⎥⎜ ⎟⎛ ⎞ ⎣ ⎦ ⎣ ⎦−− +⎜ ⎟⎜ ⎟⎜ ⎟⎝ ⎠⎝ ⎠
∑
                (41) 
Equation (41) corresponds to the drain current in the saturation region. Drain current in the linear 
region is equal to the channel current given by (39). 
5.  Results and Discussion 
The two-dimensional device simulator MEDICI [17] was used to verify the proposed model for 
the DMDG structure. Typical dimensions used for both the DMDG and the DG structures are 
summarized in Table. 1. The surface potential distribution within the silicon thin-film was 
simulated with MEDICI. Fig. 2 shows the calculated and the simulated surface potential profile 
for a channel length of 100 nm (L1 = L2 = 50 nm) at the silicon-oxide interface of the DMDG 
structure along with the simulated potential profile of the DG structure. It is clearly seen that the 
DMDG structure exhibits a step function in the surface potential along the channel. Because of 
this unique feature, the area under p+ poly front gate of the DMDG structure is essentially 
screened from the drain potential variations. This means that the drain potential has very little 
effect on the drain current after saturation [29] reducing the drain conductance and the drain 
induced barrier lowering (DIBL) as discussed below. The predicted values of the model (17) and 
(18) agree well with the simulation results. 
               Fig. 3 shows the calculated and the simulated values of electric field along the channel 
length at the drain end for the DMDG SOI MOSFET and the simulated values for DG SOI 
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MOSFET for the same channel length. Because of the discontinuity in the surface potential of 
the DMDG structure, the peak electric field at the drain is reduced substantially, by 
approximately 40%, when compared with that of the DG structure that leads to a reduced hot 
carrier effect. The agreement between the model (20) and simulated results proves the accuracy 
of the model. 
                In Fig. 4, the threshold voltage of DMDG structure as a function of channel length is 
compared with that of the DG MOSFET and the proposed model (29) with L1 fixed at 50 nm. It 
can be observed clearly that the proposed DMDG structure exhibits a desired threshold voltage 
“roll-up”, while the threshold voltage of the DG structure rolls-down with the decreasing channel 
lengths for a fixed L1. This is due to the increase in the L1/L2 ratio for the decreasing channel 
lengths and the portion of the larger work function gate is increased as the channel length 
reduces. This unique feature of the DMDG structure is an added advantage when the device 
dimensions are continuously shrinking. With the decreasing channel lengths, it is very difficult to 
obtain precise channel lengths across the wafer. However, a threshold voltage variation from 
device to device is least desirable. DMDG structure exhibits a threshold voltage which is almost 
constant with decreasing channel lengths. From the results it is clearly seen that the calculated 
values of the analytical model tracks the simulated values very well. Fig. 5 shows the DIBL 
variation along the channel for both the DMDG and the DG SOI MOSFETs for L1 = L2.  The 
simulated DIBL results are calculated as the difference between the linear threshold voltage 
(Vth,lin) and the saturation threshold voltage (Vth,sat). The parameters, tf, tb and tsi used here are 
2nm, 3nm and 20nm respectively and have been chosen to get better characteristics. The linear 
threshold voltage, is based on the maximum transconductance method at VDS = 0.05V. The 
saturation threshold voltage is based on a modified constant-current method at VDS = 1V where 
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the critical current is defined as the drain current when VGS = Vth,lin [30].  Again it can be 
observed clearly that the DIBL increase in the DMDG structure is far less when compared with 
the DG MOSFET with the decreasing channel lengths. 
             The drain current characteristics of both the DMDG and the DG MOSFETs are shown in 
Fig. 6 for a channel length of 100 nm (L1 = L2 = 50 nm). In the case of the DMDG structure, the 
results obtained from the model are also shown. Fig. 6 demonstrates that the DMDG structure 
exhibits an improved transconductance, reduced drain conductance and an increase in the drain 
breakdown voltage. This enhancement in the performance is because of the step function of the 
surface potential profile along the channel, which reduces the DIBL and the peak electric field at 
the drain end. In the drain current analytical model, various short channel effects such as the 
channel length modulation, DIBL, velocity overshoot have been considered along with the 
breakdown mechanisms involved: the parasitic BJT effects and the impact ionization. The 
enhanced performance is indeed shown in Figs. 7 and 8, where the transconductance (gm) and the 
drain conductance (gd) for both the structures is plotted with different channel lengths for L1 = 
L2. The value of gm is extracted from the slope of ID-VGS between VGS = 1V and 1.5V at VDS = 
0.75V while gd is extracted from the slope of ID-VDS between VDS = 0.5V and 0.75V at VGS = 
1.5V for both simulation and model predicted values. Fig. 9 shows the voltage gain of the 
DMDG and the DG SOI MOSFETs as a function of the channel length for L1 = L2. Because of 
an increase in the transconductance and a decrease in the drain conductance, the voltage gain 
(gm/gd) of the DMDG structure is much higher when compared with that of the DG structure. 
 
6.  Conclusions 
The concept of Dual-Material-Gate has been applied to the Double Gate SOI MOSFET 
structure and the features exhibited by the resulting new structure, Dual Material Double Gate 
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structure, have been examined for the first time by developing an analytical model. The results 
obtained from the model agree well with the MEDICI simulation results. We have demonstrated 
that the DMDG structure leads to reduced short channel effects as the surface potential profile 
shows a step at the interface of the two materials of the front gate, which reduces drain 
conductance and DIBL. Moreover, the peak electric field at the drain end is reduced, minimizing 
the hot carrier effect. The threshold voltage shows a roll-up with reducing channel lengths. In 
addition, we have also shown that the DMDG SOI MOSFET offers higher transconductance and 
improved drain breakdown voltage. All these features should make the proposed DMDG SOI 
MOSFET a prime candidate for future CMOS ULSI chips. Because of the asymmetric nature of 
the DMDG structure, it may pose few challenges while integrating with the present CMOS 
technology. But Zhou [25] suggested two fabrication procedures requiring only one additional 
mask step with which a dual material gate can be obtained. As the CMOS processing technology 
is maturing and already into the sub-100 nm [31] regime, fabricating a 50 nm feature gate length 
should not hinder the possibility of achieving the potential benefits and excellent immunity 
against SCE’s that the DMDG SOI MOSFET promises. 
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Figure Captions 
Figure 1 Cross-sectional view of (a) DG-SOI MOSFET (b) DMDG-SOI MOSFET  
Figure 2. Surface potential profiles of DMDG and DG-SOI MOSFETs for a channel length L 
= 0.1μm (L1 =L2 = 0.05μm).  
Figure 3. Electric-field variation at the drain end along the channel at the Si-SiO2 interface.of 
DMDG and DG SOI MOSFETs for a channel length L = 0.1μm (L1 =L2 = 0.05μm).  
Figure 4. Threshold voltage of DMDG and DG SOI MOSFETs is plotted for different channel 
lengths (L1 fixed at 0.05μm.).  
Figure 5. DIBL of DMDG and DG SOI MOSFETs is plotted for different channel lengths, 
L=L1 + L2 where L1 = L2. The parameters used are tox =2nm tb = 3nm, tsi = 20nm. 
Figure 6. ID-VDS characteristics of the DMDG and DG-SOI MOSFETs for a channel length L 
= 0.1μm 
Figure 7. Variation of gm with different channel lengths, (L1 = L2) for DMDG and DG SOI 
MOSFETs.  
Figure 8. Variation of gd with different channel lengths, (L1 = L2) for DMDG and DG SOI 
MOSFETs.  
Figure 9. Variation of voltage gain with different channel lengths, (L1 = L2) for DMDG and 
DG SOI MOSFETs.  
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Table 1 
Parameter Value 
Front gate oxide, tf 2 nm 
Back gate oxide, tb 2 nm 
Film thickness, tsi  12 nm 
Body doping, NA 1015 cm-3 
Source/drain doping, ND 5×1019 cm-3 
Length of source/drain 
regions 
100 nm 
Distance between 
source/drain contact and gate 
50 nm 
Work function p+ poly 5.25 eV 
Work function n+ poly 4.17 eV 
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